Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CTS " insertion delay "

ICLAY

Junior Member level 1
Joined
Jul 14, 2020
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
107
What happens if the insertion delay is large? How does it affect timing, and what are the techniques to reduce it?
 

Qwerty112233

Newbie
Joined
May 21, 2021
Messages
4
Helped
1
Reputation
2
Reaction score
0
Trophy points
1
Activity points
65
A large insertion delay means there can be more variation in the path. This might cause skew between endpoints that you need to account for.

Reduction might depend on what is the tree Structure..Htree, multi tap CTS etc
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top