Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

critical path minimisation

Status
Not open for further replies.

paulki

Full Member level 2
Joined
Mar 25, 2006
Messages
123
Helped
25
Reputation
50
Reaction score
15
Trophy points
1,298
Location
Bangalore
Activity points
2,108
In case of combo-full adder (3 FA are connected in serially, each having 10ns delay) the result should be updated in every 10ns. How can i minimise the critical path here ???
 

u can pipeline the critical path,

The pipleline of the cirtitcal path can be done by inserting flipflop between each FA, Due to this the critical path is borken and each path will have 10ns.
 

Yes, pipeline is a choice, or you could imply a parrel full adder
 

if you want to update result for every 10 ns you can go for pipeline.......... but look out for latency and through put
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top