Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cpld downloading problem

Status
Not open for further replies.

swapnil_vlsi

Full Member level 1
Joined
Jul 18, 2007
Messages
95
Helped
7
Reputation
14
Reaction score
5
Trophy points
1,288
Activity points
1,900
i am doing downloading to cpld xc95108-20tq100.
i get the file .jed which to be downloaded to cpld.
i implementded the jtag cable as per the xilinx ........schematics..
then i Erase the program complete successfully, then
program get downloaded Programming completed successfully.
but then i verify the code it get failed shows an error
Verification failed'1': Verification terminated
why so happend is it hard ware problem or else some thing............
 

Hi,

You please check the voltage level of the CPLD cable and the cable. If they are not compatible then you may get the problem like this. I experienced this.


In case you need more detail, don't hesitate to contact me.

regards,

N.Muralidhara
MSRS, CRL-BEL
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top