cpld and fpga which will provide 5 volt of operating input/ output pin voltage

Similar threads

• R

  problem of fpga

  • Started by rllv24
  • Mar 24, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Swapping DDR3 pins to FPGA

  • Started by aminpix
  • Yesterday at 9:58 PM
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)

  • Started by dpaul
  • Feb 23, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  Proposed FPGA CARD

  • Started by salahberra39
  • May 21, 2024
  • Replies: 8

  PLD, SPLD, GAL, CPLD, FPGA Design
• [SOLVED] IO-Pin/Pad voltage of a flash based FPGA

  • Started by dpaul
  • Oct 28, 2022
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design