Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Counter based ROM module

Status
Not open for further replies.

LakshmiJL

Junior Member level 1
Joined
Oct 7, 2014
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,392
How do I increment address at each clock pulse using a counter and access the data stored in ROM module using Verilog?
 

Is this homework? Have you actually looked at ANY kind of Verilog documentation?

This is such a fundamental concept that I don't believe you've expended any effort in finding the answer yourself. I have spent more effort on this post than you have.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top