Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

could any one tell me what is the different between calibre perc and uvm ?

Thread starter Mina Magdy
Start date Dec 21, 2013

Status: Not open for further replies.

Dec 21, 2013

#1

M

Mina Magdy

Member level 3

Member level 3

hi
please could any one tell me what is the different between calibre perc and uvm ?

Status: Not open for further replies.

Similar threads

H
what is the effect of crosstalk in the common clock path on setup and hold between a REG2REG path ?
- Started by helloPDworld
- Nov 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
O
Link between calibre and icc2
- Started by omar97
- May 7, 2024
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
A
What are different types of ENDCAP cells in VLSI and what is the actual difference between them?
- Started by Ashokb431
- Nov 22, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
K
VCS Mixed Simulation VCS VHDL Verilog Mixed language simulation with UVM
- Started by Kashif Minhas
- Oct 8, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
M
What is the meaning of this block in Cadence Virtuoso? My first time designing a layout, and this pops up randomly. (DIFFCON)
- Started by mahesh_namboodiri
- Sep 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top