Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

correlated double sampling integrator

Status
Not open for further replies.

crazyfox

Junior Member level 2
Joined
May 12, 2007
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,452
hii

i know some correlated double circuit that can cancel offset and have

an advantage that it's opamp finite gain at dc input will be equal square

can anyone teach me how to simulate it's equal square of finite gain?

thanks
 

thanks for your suggestion

you say "try to calculate the settling error using large settling period "

but i still can not understand how to define "settling error"

can you teach me more detailed

thanks
 

settling error is gain error plus dynamic error , so to c the gain error alone make sure that the settling period is large enough to assure that the OTA is dynamically settled, then monitor the output.
try to use a differential dc signal as the input to estimate the perfect settling condition and the deviation from this value is due to the gain error, gain error is proportional to Vout and inversely prop. to the loop gain
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top