Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Correct offset and gain error Multi-ramp integrator ADC

Status
Not open for further replies.
B

brito.tb

Junior Member level 2
Joined
Jul 5, 2010
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Brazil
Activity points
1,430
Hi, I'm projecting an ADC to my graduate project and facing some dificulties in remove the offset and gain error.
Can you explain me how to remove these errors?
It's a 8 bit ADC and in the figure is the conversion.
Thanks, grafico_conversao_forca_antiga_8bits.jpg
 

offset can be reducing by using offset storage comparator, correlated double sampling(CDS) … the gain error can be reduced by using larger Cap for better matching, trimming, digital correction, and so on
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top