Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Corner Simulations in Spectre

Status
Not open for further replies.

Sezi

Junior Member level 2
Joined
Nov 16, 2005
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Sweden
Activity points
1,548
I have a PLL working very well with tt (typical) transistors but not with ss (slow pmos slow nmos) transistors. Well what would you suggest? widen the transistors for speed up? I don't have an idea what to do when ss simulation fails..?
 

Sezi

Junior Member level 2
Joined
Nov 16, 2005
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Sweden
Activity points
1,548
hmm i haven't.. actually i think that's the problem cause it locks to the frequency of interest with a much different control voltage. but still the pll locks.. the problem is, it's not a simple pll but a clock recovery circuit. so the retimed data is not equivalent to incoming data.. i shall simulate the vco with corners.. thank you
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top