Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

convert verilog to spice file to perform LVS(calibre)

Status
Not open for further replies.

aifi

Member level 2
Joined
Mar 2, 2006
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,672
calibre, verilog lvs

hi all...

to perform LVS using calibre, we need spice file as our source and compare with the layout. i heard that we have to exclude the dummy pads in our design before doing LVS,is it true? if yes, how to exclude that pads if i used Encounter(cadence) as my APR tool.

thanks
 

crazy_man

Member level 3
Joined
Dec 29, 2004
Messages
62
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
411
verilog lvs calibre

When you write out a netlist from Encounter using the saveNetlist command, it has a -excludeLogicCell attribute, which can be used to eliminate all unwanted cell types from the verilog. This verilog can be used to get the source spice with v2lvs
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top