Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want design a cable like https://www.mitxpc.com/proddetail.php?prod=APCIEX1FR
but it have pcie x8 card and two pcie x1 connector like picture .
is it possible use lane pcie x8 separate .
connect a pc to with pciex8 to 2 network card pcie x1
Technically it's more than a cable, at least the PCIe refclock must be splitted by an active clock driver. The other question is if the core logic chipset and BIOS supports lane splitting.
PCIe spec tells what the refclock level is (differential, 0V low 0.7V high into 50 ohm load). You have to design a buffer using discrete components or find a suitable clock buffer IC. The IO standard is designated HCSL.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
