rogger123
Advanced Member level 4
is there any tool that can convert the gate level netlist of a particular std cell library to its equivalent layout .... the tool should read in the gate level netlist and also the layout of std cell library and generate the layout of the final netlist...