Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

conversion filter from simulink to vhdl

Status
Not open for further replies.
F

fasto2008

Member level 4
Member level 4
Joined
May 24, 2008
Messages
76
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Usa
meettomy.site
Activity points
1,844
Hi,

Because i have obtained with Malab simulink simulation the same signal ouput as in the input.
I need to design decimation filter in VHDl code for this simulink sigma-delta anlog to digital converter.
osr=64 = 16 * 4
Fs=10.24MHz
fb=80Khz
nb=8bits
here i design the decimation with two sinus cardinal "comb–filter" (decimation of 16) and one compensation FIR filter (decimation of 4).

So i need your help for conversion this filter from simulink to vhdl code.




Thanks for help
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top