Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Controlled Impedance Routing

Status
Not open for further replies.

prapan

Junior Member level 3
Joined
Jun 3, 2008
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,451
controlled impedance routing

Hi all ,
I have a doubt. With respect to below given stack up ,Can we implement Controlled impedance routing in the TOP LAYER?If No why? If yes is the normal formula
Z = 87/Sqr(εr+1.41) +ln(5.98h/0.8w+t)
t= thickness of cuppoer foil
w = width of trace
H - Height of dielectric

work? Also what will be h?

Stack Up:

Top Layer -------------------------------
Signal Layer -------------------------------
GND Layer -------------------------------
''
''
Bottom Layer ---------------------------------
 

what will be h?
You should search the answer where you got the formula. Without knowing the unit definition, no one can verify it.

Generally, the top layer impedances strongly depends on the structures present in the below signal layer. At best, you get impedances in a certain range. Or you have to assure, that the signal layer is either empty or flooded below the trace of interest.
 

I was also thinkng about the unit ..does anyone have idea regarding the units fo this formula?
Also Stripline Config
Can the two layers sandwiching the trace layer be of different materials?I mean different dielectric.
Do we normally have stacks with different dielectric between layers.?
 

er is dielectric matrl.
this formula is for strip line
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top