Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Control voltage variation in PLL

Status
Not open for further replies.

maharaja1989nellai

Newbie level 4
Joined
Jun 23, 2012
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,316
Hi all,

iam finished my PLL inCP90nm.After locking my PLL the control voltage variation will be 6mV...After adding Decoupling capacitor(Decap=150p) between supply and ground the control voltage variation will be reduced to3.5mV...

my questions are
1) How much value of control voltage variation is best?
2) If i need control voltage variation about uV range what to do?
3) How much value of frequency variation is best?
 

What is the best ?
It depends on your application requirements and your design budget.
To reduce variation you have to increase the capa of your filter.
 

i set my loop capacitor filter are within the Bandwidth limit(bandwidth=Reference frequency/10)...I need my PLL control variation will be uV range..


thanks
 

I see,
So you have to use more sophisticated filters (higher order filter, active filter, etc)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top