Continuous Time Linear Equalizer with DFE in Receiver

Status
Not open for further replies.
D

duglas lau

Newbie level 1
Joined
Apr 1, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
Hi,

How can we draw a circuit level diagram of a single stage CTLE with DFE? DFE is in z-domain and CTLE transfer function in s-domain. How this problem can be addressed at circuit level?

Regards,
Duglas
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…