Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Congestion analysis in IC Compiler

Status
Not open for further replies.

Simranjeet Singh

Junior Member level 3
Joined
Feb 10, 2012
Messages
31
Helped
13
Reputation
26
Reaction score
13
Trophy points
1,288
Location
Noida, India, India
Activity points
1,465
In IC Compiler, there are three congestion maps namely: Placement congestion, Global Route congestion and Detail Route congestion.

Whats the difference between them ?

Thanks
 

Global route congestion is used in the pre-route stages.
Detailed route congestion is used in the post route stages.
By placement congestion, we generally refer to the GR congestion after place_opt.
Aside from routing congestion, I also look at cell density for hot spots. I am not sure if you are referring this cell density as placement congestion
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top