Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Confusion in DDR timing parameters

Status
Not open for further replies.

garimella

Full Member level 5
Full Member level 5
Joined
Aug 25, 2011
Messages
268
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Visit site
Activity points
3,361
1.In DDR timing, there is a parameter called tRAS, denoting active to pre-charge delay, but tRAS= CL+tRCD, since it is a derived parameter, why is it listed as a critical timing factor as it will depend on worst case CL and RCD actuation.

2.What is the delay between DQS, DM and CLK.?
 

1) tRAS is not derived.

2) DM is centre aligned with respect to DQS. Clock should not come into this picture.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top