Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

confusion between latch and flipflop

Status
Not open for further replies.

kaustubh

Junior Member level 3
Joined
Apr 7, 2007
Messages
27
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,499
level triggered latch

On one hand it is said a latch is non dependent on clock , or a latch doesnt have clock as input(read SR latch) .. but on the other hand it is said a latch is level trigerred .. hows that possible ?

thanks
 

vlsi_freak

Full Member level 2
Joined
Sep 3, 2007
Messages
129
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
2,054
level triggered flip flop

Dear Kaustubh

Latch is level triggered and FF is edge triggered. But in many text books they start discussing lathes without clocks and later they come to design with clocks. I guess this what confused you.

Basically in many text books lathes are discussed with simple SR latch. After wards discussion goes to SR latch with clock.

But in reality latches are designs with output changing in levels but FF are designs with output changing in rising or falling edges of the clocks.

Hope it helps

Thanks
 

salma ali bakr

Advanced Member level 3
Joined
Jan 27, 2006
Messages
971
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
why latch is level triggered

The output of a latch takes its value as soon as inputs are present (level triggered)...it doesn't need a clock to synchronize its operation like the case of the FlipFlop...which only changes its output when there's a clock edge (edge triggered)...
so a latch senses the 0 or the 1
but not the transition from 0 to 1 or vice versa...
:D
 
  • Like
Reactions: RubyS

    RubyS

    Points: 2
    Helpful Answer Positive Rating

rania_hassan

Advanced Member level 4
Joined
Apr 29, 2005
Messages
104
Helped
9
Reputation
18
Reaction score
1
Trophy points
1,298
Location
Egypt
Activity points
1,764
positive level triggered latch

Hi,
as Salma said,
The FF is edge triggered & the latch is level triggered
The FF also consists of two latches one is master working with the high level on the clock & another one is slave working with the low level of the clock
it can be vise versa
best regards,
Rania
 

kaustubh

Junior Member level 3
Joined
Apr 7, 2007
Messages
27
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,499
what is level triggered latch

Thanks everyone for the reply.. that clears my doubt
But I have another question..flipflops by default are master-slave ? because we have D flip flops(edge trigerred) without this master and slave arraangement
 

rania_hassan

Advanced Member level 4
Joined
Apr 29, 2005
Messages
104
Helped
9
Reputation
18
Reaction score
1
Trophy points
1,298
Location
Egypt
Activity points
1,764
latch is level triggered?

kaustubh,
Could you please, send the DFF schematics you used to explain where are the master & slave on it?
best regards,
Rania
 

vlsitechnology

Full Member level 5
Joined
Nov 1, 2007
Messages
263
Helped
21
Reputation
42
Reaction score
14
Trophy points
1,298
Activity points
2,837
latch is level triggered

Level sensitive means it passes the whole data for that particular clock level like for example if u have a bit as 10101010 so it passes the whole date in either high level or low level of the clock................
 

kaustubh

Junior Member level 3
Joined
Apr 7, 2007
Messages
27
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,499
latch level triggered

Here it is :
Also you might want to have a look at this link too http://en.wikipedia.org/wiki/Flip-flop_(electronics)
The link above says that the figure below is an "edge-trigerred Flip Flop" without master-slave arrangement.
Regards
Kaustubh
 

renee_xu

Newbie level 2
Joined
Nov 8, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
latch and flip flop

I think master slave structure will reduce the racing risk. i don't think it is related to edge or level sensitive consideration. latch is faster than ffs by nature and time borrowing can be implemented on latch. There is a lot of definition confusion about latch and ffs. Some textbook refer all the clock storage elements as "register" but some call them flipflop.
 

xlxlyu

Junior Member level 2
Joined
Mar 23, 2007
Messages
21
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,380
advantage of level triggered latch

u can treat flipflop as two latch,
the first latch is high level sensitive,the 2nd is low level sensitive,then flipflop is negetive
 

sekapr

Advanced Member level 4
Joined
Jul 27, 2006
Messages
100
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Activity points
1,680
a latch is level triggered

understanding the difference between latch and flop is critical for timing fix
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top