How can we readback the configuration memory of a Xilinx FPGA ( Spartan 6) for Single Event Upset Detection and mitigation, which mode of operation would be better? and how the interfacing will be??
OP use the Xilinx SEM controller. You will need a extra external SPI flash device if you want more than SECDED. Control is managed by a UART interface.