Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Compiling Verilog and VHDL files together in Cadence

Status
Not open for further replies.

chip-monk

Newbie level 5
Joined
Jul 14, 2011
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,389
Hi,

The synthesized netlist from Cadence RTL Compiler is in Verilog whereas the library cell definitions (used for gate level simulations) are in VHDL.

Can cadence use both VHDL and Verilog files together?


Thanks.
 

wsong0210

Member level 3
Joined
Mar 11, 2009
Messages
59
Helped
22
Reputation
44
Reaction score
21
Trophy points
1,288
Location
Manchester, UK
Activity points
1,670
If I understand your question right, you can use Verilog in RTL compiler for synthesis.
Let RTL compiler output the post-synthesis netlist in VHDL.
Using the VHDL post-syn netlist and the VHDL cell lib to do post-syn simulation should have no further problem.

Anyway, Cadence can handle Verilog and VHDL. In that case, you need to refer to the RTL Compiler's manual for port mapping between VHDL and Verilog.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top