Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Is there any way for in hand calculation of gain of very simple CS stage amplifier (e.g from Razavi book),
which can be comparable with Simulation results in cadence.
Depends on the process used, and its simulation models. In any case use L » Lmin (to get rid of CLM limitations), and see that you operate the transistor(s) at least in moderate, better in strong inversion mode if you use low level sim. models.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
