Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think digital layout can use apr, only timing, power and area need take care; but analog layout should take care to current, matching, noise, ESD and parasitics.
So an analog layout engineer need more experience.
in digital circuits, there are only two levels - high and low. moreover the transistors work in linear region.
while in analog circuits there are no defined logic levels........signal can take any value.
Even the transistors work in saturation region.
Moreover the analog signals are more prone to noise because of there low voltage swing..........generally we have adc's with input range around 500mv.
this low swing can be easily effected by the substrate noise, i.e. transistor's noise itself.
thus we need to take a lot of care for the analog signals, like matching, shielding, etc.
there are much more issues which you can find in books.....
hope this gives you a basic idea............
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.