Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Comparator loading effect

Status
Not open for further replies.
R

ravit245

Junior Member level 2
Joined
Oct 27, 2011
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,425
At the output of resistors (at pins of comparator)the sine of postive is clamped at 1.8v for 2v input sine wave.but ramp is completely loaded. I dont have hysterisis.
It is a pwm circuit.i am generating ramp from ucc1895j.please suggest me how to avoid loading effect.
Regards

ravi
Capture.PNG
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top