Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Comparaor offset measurement

rty94

Member level 1
Joined
Jun 1, 2017
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
235
Hello, I am trying to measure via cadence the offset for a comparator. I would like it is a way using DC analysis+hysterisis sweep? how could I sweep properly input voltages in this case?

Thanks!
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
6,753
Helped
1,990
Reputation
3,984
Reaction score
1,815
Trophy points
1,393
Location
USA
Activity points
54,171
You will not get a good measurement using triangle
wave input sweeps, the variable prop delay w/
overdrive level will make results dependent on ramp
rate even if you don't get a "chatter band" on the
'scope.

The best way I've seen is to use a classical op amp
test loop, with threshold set to (VOH+VOL)/2, and let
the output chatter be assumed symmetric. The aux
amp integration provides filtering to a quasi-DC and
the Vio (along with IIB, IIO, CMRR, PSRR, AVOL) can be
made pretty repeatable.
 

Attachments


t4_v

Full Member level 2
Joined
Jun 6, 2015
Messages
122
Helped
27
Reputation
54
Reaction score
28
Trophy points
28
Activity points
813
If I remember correctly the .dc sweep must be done from min to max value (voltage range on X-axis) with a given step and then back. .The op point calculated for a given step should be used to calculate .op for the next step.
 

Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top