Non AMP

coding style for verilog and vhdl

Thread starter rohit_tech
Start date Oct 16, 2003

Status: Not open for further replies.

Oct 16, 2003

#1

R

rohit_tech

Member level 2

nice articles

Oct 17, 2003

#2

B

bluep

Newbie level 4

This book is Guide to HDL Coding Styles for Synthesis by Synopsys.

It can be downloaded anywhere, such as
www.ece.iit.edu/~jstine/ece429/handouts/synco.pdf

Oct 21, 2003

#3

C

cd505

Junior Member level 2

It's from actel.

Status: Not open for further replies.

Similar threads

C
need help with verilog coding a morse code to ascii decoder
- Started by combat5
- Yesterday at 8:39 PM
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
I
concatenation in VHDL?
- Started by irfanraina1@123
- Feb 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design