Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CMRR of 2-stage OPAMP

Status
Not open for further replies.
F

fat_123

Member level 1
Joined
Apr 11, 2020
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
251
Hi,

how to find 2-stage Op-amp common mode rejection ratio(CMRR) when VDD and VSS both are consiered in HSPICE

I saw baker's method and solved it when vss=0 taken

when vss=some negative value then how to take the input voltage value in CMRR netlist?


please reply
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top