Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CMOS level definition

Status
Not open for further replies.

chang830

Full Member level 5
Full Member level 5
Joined
Feb 11, 2006
Messages
267
Helped
14
Reputation
28
Reaction score
3
Trophy points
1,298
Activity points
3,425
vol voh cmos deinition

Hi,
I have q question on the definition of CMOs level.

I noticed the definition of the CMOS level is deifferent from the different articles. E.g.,some gives the Voh>4.7V and Vol<0.2V. While others gives the Voh>0.7VCC and Vol<0.3VCC. Moreover, I just saw a paper deifines Voh>0.9VCC and Vol<0.1Vcc.

I was completely puzzled by this.

Would anyone pls. shed some light on it?

Thanks
 

cmos voh definition

Dear Dude,

What u have mentioned are Noise margin.

It depends on the technology and the load.

so there are diffrent technology and various laod

so r the diffrence


phutane
 

    chang830

    Points: 2
    Helpful Answer Positive Rating
hi,

what you have:?:

releted to noise maqrgin or ........:idea:

thanx.....
 

these are the different high and low logic levels of different technology... this changes with technology i.e 35nm 65nm etc.... the supply also changes with technology...
 

    chang830

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top