Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cmos Inverter Transient Analysis in Pcpice

Status
Not open for further replies.

khmh

Newbie level 2
Newbie level 2
Joined
Dec 4, 2014
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
12
excuse me i need help
why we need pspice in VLSI and how to simulate Cmos Inverter Transient Analysis in Pspice
like in book cmos vlsi design ch8
tpdf tpdr etc


thx
 

Anyone working in VLSI (which is so '90s) will probably use
something other than PSpice.

But somebody, somewhere has to create the cells and the
timing info that allow abstracted design of big digital logic
with details tucked neatly away.
 
  • Like
Reactions: khmh

    khmh

    Points: 2
    Helpful Answer Positive Rating
excuse me i need help
why we need pspice in VLSI and how to simulate Cmos Inverter Transient Analysis in Pspice
like in book cmos vlsi design ch8
tpdf tpdr etc
thx

Question: CMOS inverter without any (feedback) circuitry or as an analog amplifier (with feedback)?
 
  • Like
Reactions: khmh

    khmh

    Points: 2
    Helpful Answer Positive Rating
Anyone working in VLSI (which is so '90s) will probably use
something other than PSpice.

But somebody, somewhere has to create the cells and the
timing info that allow abstracted design of big digital logic
with details tucked neatly away.
thx

Question: CMOS inverter without any (feedback) circuitry or as an analog amplifier (with feedback)?

just inverter in one stage or multistage
Code:
* inv.sp
 
* Parameters and models
*------------------------------------------------
.param SUPPLY=1.0
.option scale=25n
[B][COLOR="#FF0000"].include '../models/ibm065/models.sp'[/COLOR][/B]
.temp 70
.option post
 
* Simulation netlist
*------------------------------------------------
Vdd	vdd	gnd	'SUPPLY'
Vin	a	gnd	PULSE	0 'SUPPLY' 50ps 0ps 0ps 100ps 200ps
M1	y	a	gnd	gnd	NMOS	W=4	L=2 
+ AS=20 PS=18 AD=20 PD=18
M2	y	a	vdd	vdd	PMOS	W=8	L=2
+ AS=40 PS=26 AD=40 PD=26
 
* Stimulus
*------------------------------------------------
.tran 0.1ps 80ps
.end
Code:
* fo4.sp
 
* Parameters and models
*----------------------------------------------------------------------
.param SUPPLY=1.0
.param H=4
.option scale=25n
[B][COLOR="#FF0000"].include '../models/ibm065/models.sp'[/COLOR][/B]
.temp 70
.option post
 
* Subcircuits
*----------------------------------------------------------------------
.global vdd gnd
.include '../lib/inv.sp'
 
* Simulation netlist
*----------------------------------------------------------------------
Vdd	vdd	gnd	'SUPPLY'
Vin	a	gnd	PULSE	0 'SUPPLY' 0ps 20ps 20ps 120ps 280ps
X1	a	b	inv	         * shape input waveform
X2	b	c	inv	M='H'    * reshape input waveform
X3	c	d	inv	M='H**2' * device under test
X4	d	e	inv	M='H**3' * load
x5	e	f	inv	M='H**4' * load on load
 
* Stimulus
*----------------------------------------------------------------------
.tran 0.1ps 280ps
.measure tpdr				* rising prop delay
+     TRIG v(c)	VAL='SUPPLY/2' FALL=1 
+     TARG v(d)  	VAL='SUPPLY/2' RISE=1
.measure tpdf				* falling prop delay
+     TRIG v(c)  	VAL='SUPPLY/2' RISE=1
+     TARG v(d)  	VAL='SUPPLY/2' FALL=1 
.measure tpd param='(tpdr+tpdf)/2'		* average prop delay
.measure trise					* rise time
+	TRIG v(d)	VAL='0.2*SUPPLY' RISE=1
+	TARG v(d)	VAL='0.8*SUPPLY' RISE=1
.measure tfall					* fall time
+	TRIG v(d)	VAL='0.8*SUPPLY' FALL=1
+	TARG v(d)	VAL='0.2*SUPPLY' FALL=1
.end
how i do this simulation in pspice.
and what is models.sp
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top