Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cmos designing problem

Status
Not open for further replies.

maryambk

Newbie level 5
Joined
Aug 12, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,337
hi dear all , i am trying to design below circuit and make it work in saturation region.i tried to do by 0.35u technology and hspice software but i can never make 3 stages work in saturation at the same time.please help me how to do?
circuit is attached.supply voltage must be less than 1volt.
 

I am a little uncomfortable about your supply and the technology. They simply do not go together.

Your circuit seems like a Sooch current source. In these sources, one MOS is ALWAYS in the triode region. Check gray and meyers.

Cheers
 

dont keep the W/L values of M14,M15 same as M16,M17, since u have Vdd as gate gate voltage of M14 and M15.
 

the circuit you have shown is a folded cascode .I suppose your currents might have been screwed up. Just check if you are pushing enough current in all the stages. Also one way to get vds to distribute equally is to make the pmos size 3.5 times that of an nmos, this is from my experience of designing a folded cascode.Also try to get the overdrives of all transistors to around 100-150mv, this will also boost your gain and also help your operating point .Better post an image with the sizes and also with the region of operation shown in the figure.

amarnath
 

Try to decrease L/W of M14 & M15, increase L/W of M16 & M17.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top