Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CMOS Class C VCO - pre & post layout simulation discrepa

Status
Not open for further replies.

sprinter

Newbie level 5
Joined
Jul 30, 2009
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,348
post layout simulation

I'm designing a vco at 8GHz. I'm seeing discrepancies between the pre & the post layout simulations especially with regards to the tail current which has jumped to twice as much. The output power is also down by 4dB. Any idea what to see in order to fix this problem?
 

JoannesPaulus

Advanced Member level 3
Joined
Mar 19, 2008
Messages
773
Helped
235
Reputation
470
Reaction score
134
Trophy points
1,323
Location
USA
Activity points
5,006
pre layout simulation

Look at the STI parameters (sa sb sc) before and after extraction for the current mirrors.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top