Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i/p impedance = high (gate terminal)
o/p impedance = low (source terminal)
used as last stage of voltage follower for resistive load
the output follows the input with Vth difference (level shift)
gain is close to unity ~0.9 or so (process dependent)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
