Clocking Blocks in System Verilog

Clocking Blocks are used to Synchronize signals to Active edge of Clock. and helps to achive timing synchronization between DUT and Testbench.
Q) Other than this is there any main usage of Clocking Blocks ? if there please specify?