Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock Tree Synthesis

Status
Not open for further replies.

seahwan95

Newbie level 1
Joined
Feb 11, 2020
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
From viewpoint of timing closure, what is different before and after CTS?
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,109
Helped
373
Reputation
746
Reaction score
383
Trophy points
83
Activity points
10,661
From viewpoint of timing closure, what is different before and after CTS?
before CTS, it is assumed the clock is ideal and reaches every single flip flop at the exact same time. In reality, after the CTS, there are small differences between clock arrival time at the nodes of the tree. Sometimes the difference helps you, sometimes it hurts you. Think of it as a timing window that stretches according to the clock arrival time at launch flop and arrival at destination flop.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top