Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock Tree Synthesis and RTL synthesis

Status
Not open for further replies.

anishjp

Full Member level 1
Joined
Jan 4, 2008
Messages
97
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Location
Johannesburg, South Africa
Activity points
1,818
Clock Tree Synthesis

Hi all,

Do we have to do 'Clock tree synthesis' separately? or will it be done during the time of RTL synthesis.
 

pintuinvlsi

Member level 3
Joined
Jul 13, 2007
Messages
61
Helped
19
Reputation
38
Reaction score
10
Trophy points
1,288
Activity points
1,631
Clock Tree Synthesis

Clock tree synthesis has to be done after RTL synthesis ......
 

nsreekanthbabu

Newbie level 5
Joined
Jul 3, 2006
Messages
8
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,329
Re: Clock Tree Synthesis

in physical design, clock tree synthesis should be done after placement.
add, up/down size buffers to meet your timing constraints...
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating

hfooo1

Member level 1
Joined
Nov 3, 2007
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,492
Re: Clock Tree Synthesis

maybe differernt flow
 

hemanth

Junior Member level 2
Joined
Mar 22, 2005
Messages
20
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,283
Location
Allahabad,India
Activity points
1,387
Re: Clock Tree Synthesis

clock tree synthesis has to be done separately. It is done in the physical design after standard cell placement
 
  • Like
Reactions: ehas

    ehas

    Points: 2
    Helpful Answer Positive Rating

chenzhao.ee

Newbie level 6
Joined
Feb 18, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Xi'an,CHINA
Activity points
1,377
Re: Clock Tree Synthesis

what about the rst network ? Is it treated the same as the clock?
 

csmode

Newbie level 5
Joined
Nov 1, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,322
Clock Tree Synthesis

yes rst signal also treated as clock, but the specifications are not that much constrained,why this be build tree is rst signal is high fanout net.to minimize trasitions we build tree for this signals.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top