Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock tree spec and buffer list

Status
Not open for further replies.

research235

Full Member level 6
Joined
Mar 15, 2006
Messages
331
Helped
24
Reputation
48
Reaction score
6
Trophy points
1,298
Activity points
3,100
Dear all

after placement in encounter, i have some problems with buffers. in the clock tree specification file . i had given the defauls buffers as usable buffers. but during optimisation the some buffers are removed. but actually these buffers are declared as instances in the netlist after synthesis .. can some one tell me how to over come this so that the instances (buffers ) are not removed



suresh
 

during synthesis, you mut specify clock ports as ideal network with appropriate command (like set_drive 0), so synthesis tool does not insert any buffer for these ports.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top