Clock skew benifit to synchronous circuits

Status
Not open for further replies.

talon

Newbie level 4
Joined
Apr 5, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
I have read that clock skew can be used to make intentionally decrease clock period. Can someone explain this to me?
 

Clock skew can be used intentionally to avoid setup and hold ..While +ve skew is good for setup, -ve skew is good for hold....Draw the waveforms you should be able to understand.



Helpful?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…