Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock recovery on ethernet

Status
Not open for further replies.

leacom

Junior Member level 2
Joined
Jul 25, 2002
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
68
a ethernet interface chip, like 8139, 8019...
when it receiving data, how does it recover the synchronous clock?
is there a pll ?
any idea ?
 

I think that the bits are coded using differential Manchester technique. You should search for a decoder of differential Mancester. It is not a difficult circuit, as i can remember. It constist of two or three flip-flops. But i can't help you more. I searched my old notes but nothing. Try the net
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top