verilog_coder
Member level 3
clock multiplier verilog
How to implement clock multiplication in verilog???
How to implement clock multiplication in verilog???
If your design lets you be sensitive to the negative and positive edges, then maybe. It also depends if the duty cycle is acceptable for you to use.visualart said:a simple methdology ------ using hte edge posedge and the negedge.