Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock issues for deep subicron

Status
Not open for further replies.

gokulka

Newbie level 6
Joined
Sep 26, 2010
Messages
11
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,343
Please smeone give detais about clock issues for deep sub micron technology.

thanks:
 

phoenixpavan

Full Member level 4
Joined
Nov 26, 2009
Messages
211
Helped
98
Reputation
196
Reaction score
95
Trophy points
1,318
Location
Bangalore
Activity points
2,562
The issues(skew/latency/SI) are still the same i guess, only the contribution of factors(process variation etc) effecting these will vary
 

GI

Member level 2
Joined
Nov 10, 2008
Messages
48
Helped
31
Reputation
62
Reaction score
31
Trophy points
1,298
Location
Istanbul/Turkiye
Activity points
1,721
Hi gokulka,

Firstly, clock skew and clock latency (related to clock tree depth) are the most important problems to solve in clock tree synthesis.

Secondly, design rule violations such as maximum transition on clock pins, maximum capacitance, maximum fanout, and clock bumps (signal integrity issues) are important factors.

For a typical design, one wants a design having the smallest skew (assuming no useful skew is used), with the smallest insertion delay without any design rule violations and bumps originating from aggressor nets.

There are known solutions for most of these problems, and there are Clock Tree Synthesis engines from EDA vendors targeting to solve these issues.

BR,
Gokhan
---
 

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
109
Trophy points
1,323
Location
Bangalore,India
Activity points
4,676
In deep sub-micron technologies, The following points play an important role.

1.Clock skew
2.Clock transition
3.Clock routing ( Non-Default Rules ) & Shielding
4.Clock Insertion delay ( due to the increase in gate-count ).
5.SI related parameters.

Keeping all the parameters under control is really a challenging task.

Others can add their points.

Rgds,
Kumar
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top