Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock input - voltage levels

Status
Not open for further replies.

circuit

Full Member level 2
Joined
Sep 1, 2004
Messages
121
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Location
USA
Activity points
1,449
Hi all,

Two chips in my circuit, one takes in a clock 0-2.4V and other 0-3V clock. I have a single external clock input which is a 0-3V clock. I am using 74VHC04 hex inverter(I am emulating this part of ckt from analog devices EB and hence this inverter. U! and U2 are inside a single chip) from fair-child semi. I am attatching the ckt below. The timing is not a problem since I have already analysed that.

I am giving a 0-3V clock as shown and am I right in giving a 2.4V supply to the inverters below so that the output would to 0-2.4V. I checked the data sheet as far as the VIH min and it satisfies that. It doesnt say anything about VIH max( Can it be greater than supply voltage as in the case here) ?

I checked for 0-3V input clock and 3V supply and that is fine. Thanks
 

You should be OK. From datasheet:
An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage.
 

add diode on input: katoda to voltage suplly 2,4V, and anoda to input.
 

The VIH max could only be equal to the supply voltage.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top