Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock generation in 0.5 um CMOS design

Status
Not open for further replies.
Y

yanivh

Newbie level 3
Joined
Feb 26, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,299
I have 10MHz clock signal and i need to generate it complementray signal by 0.5µm cmos design.
Multiplication of the clock and its complementray must be as close to zero for all time to minimize glitch.
What designs i can refer to?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top