Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Actually there are some checks in STA like data to data checks, clock gating checks (so that clock will not come as a glitch on the Flip flop once it will get gated). for that we use AND/OR gate. but i am not able to properly understand the concept behind it. How should the enable pin of the clock gate behaves to not to produce any glitch / and pass the clock gating check also?