Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have a problem regarding usage of clock i am using a clock_2x (200Mhz) for manchester decoder and the output of this is driven to a SIPO which is using clk_x(100Mhz) How to avoid data synchronization problem between the two block
I suggest you to have a signal data_en in your manchester decoder. This signal will be used by SIPO to get data from decoder. Now synchronize data_en w.r.t clk_x using 2flops method and read data from FIFO using this data_en. FIFO will be written by decoder output @200MHz. So the reason to use data_en is to avoid synchronizing each data bit of decoder o/p.