Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
when can we use two flops as synchronizer (for one bit control signal) for the frequency of the sending domain is higher than the receiving domain or the reverse of that?
So long as the frequency of the control signal itself isn't higher than the frequency of the receiving clock domain, you should be ok. i.e. if the control signal is only asserted for one faster clock cycle, it could be missed.
signal crossing from slower clk domain to faster clk domain needs more flip flops for synchronization, as the time to settle to stable value from meta stable value in the case of faster clk is less and hence it may be necessary to put more flops in the synchronizer. But as Nir Dahan said, it depends frequencies and also the technology parameters.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
