Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock and data recovery

Status
Not open for further replies.

hhhaithamhany

Junior Member level 1
Joined
Mar 23, 2006
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,373
hi all,

please i need help in designing the low pass filter that can be used in the clock and data recovery circuits. please if any know how to design it please help me.
i use hogge phase detector and the loop is complete but there is no locking to the frequency of the input random data which has frequency 1.2288MHz
note: this circuit is real i.e i work on it in th lab.
thanks alot
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top