Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

clock and data recovery (CDR) loss of locking problem.

Status
Not open for further replies.

eejli

Advanced Member level 4
Joined
Mar 24, 2004
Messages
115
Helped
1
Reputation
2
Reaction score
2
Trophy points
1,298
Activity points
1,032
Hi Guys,

How are you doing?

I am debugging my folk's CDR. The CDR can initially locked to the TX data in the right frequency, say 3 GHz. But after 20 seconds, the CDR lose of lock and lock to another frequency, say 2.97 GHz. After adjusting the CDR's VCO's tuning curve, the vco has multiple turning curves to choose. The CDR can return to locking.

I do not understand what is causing the problem. Changing the VCO curve is changing the Kvco,
is it meaning the CDR has linear stability problem? Any other possible reasons?

Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top