Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clearance violation errors pcad pcb

Status
Not open for further replies.
I

ifzanafarhat

Newbie level 1
Newbie level 1
Joined
Aug 23, 2019
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
0
Help me to resolve this error . im not getting what does this error mean
Error 4 -- Clearance Violation between:
* Attribute at (1530.0,2231.0) mils [Top Silk layer]
* Text=OUTPUT_PROBE
* Pad GND-1 at (1600.0,2400.0) mils [Top layer]
* Calculated Clearance: 8.8mil.
* Rule: Design.SilkscreenClearance=12.0mil
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top