sarmad88
Junior Member level 2
- Joined
- Feb 12, 2013
- Messages
- 20
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,474
please help me
My design when configration it on the FPGA and read the results through the chipscope i do not show the correct results
Note that the results in post place and rout simulation are correct
My design when configration it on the FPGA and read the results through the chipscope i do not show the correct results
Note that the results in post place and rout simulation are correct