advancedchip
Newbie level 6
- Joined
- Jan 22, 2014
- Messages
- 11
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- shanghai, china
- Activity points
- 1,660
I am an experienced chip designer with more than 13 years of design career. I am particularly specialized in FPGA, ASIC and SOC design and I am also skilled at designing mixed analog and digital circuits. Since 2000 I entered into the VLSI industry at some of the leading semiconductor corporations and design firms and have designed numerous chips in various industry fields for a number of clients. As a result I am familiar with the entire design process and methodologies, particularly the back end layout design - partitioning, floorplanning, placement and routing. I am well acquainted with major placement and routing algorithms and I am also experienced with the mainstream CAD/EDA tools such as those from Cadence, Mentor, Synopsys, SPICE etc. I am also in good command of Verilog/ VHDL and I am familiar with major DRC/LVS/LPE tools.
I am also very much interested in chip design related math and algorithms and I am currently focusing on the graph theoretical and combinatorial algorithms for the promising VLSI technologies such as 3d (three dimensional) , photonic and quantum ICs. I am open to cooperate with international VLSI communities to provide my first class design expertise in form of an outsourcing services. I have an excellent team to collaborate with in this direction.
As a master of science of one of the top universities in China and as a PhD candidate of several top world universities, I possess sound foundation of semiconductor ohysics as well as basics of analog and digital ICs and components. I am familiar with the semiconductor components and CMOS processing technologies as well.
English has been my working language for more than a decade and hence my proficiency of English is at the native level. German is also among my linguistic menu along with several other less skilled languages such as French, Russian and Greek. I used to be one of the key personnel in multinationals of the other non-silicon industries.
I enjoy team work and with my own team I am enjoying a career and life which only the happiest person in the world may boost to have gained. Therefore I would like very much to share my joy with you as well, while delivering my excellent chip expertise.
I am also very much interested in chip design related math and algorithms and I am currently focusing on the graph theoretical and combinatorial algorithms for the promising VLSI technologies such as 3d (three dimensional) , photonic and quantum ICs. I am open to cooperate with international VLSI communities to provide my first class design expertise in form of an outsourcing services. I have an excellent team to collaborate with in this direction.
As a master of science of one of the top universities in China and as a PhD candidate of several top world universities, I possess sound foundation of semiconductor ohysics as well as basics of analog and digital ICs and components. I am familiar with the semiconductor components and CMOS processing technologies as well.
English has been my working language for more than a decade and hence my proficiency of English is at the native level. German is also among my linguistic menu along with several other less skilled languages such as French, Russian and Greek. I used to be one of the key personnel in multinationals of the other non-silicon industries.
I enjoy team work and with my own team I am enjoying a career and life which only the happiest person in the world may boost to have gained. Therefore I would like very much to share my joy with you as well, while delivering my excellent chip expertise.
